Please use this identifier to cite or link to this item:
http://irepo.futminna.edu.ng:8080/jspui/handle/123456789/14318
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Abisoye, Opeyemi Aderike | - |
dc.contributor.author | Justice, Emuoyibofarhe | - |
dc.contributor.author | Abisoye, Blessing Olatunde | - |
dc.date.accessioned | 2022-02-08T13:13:54Z | - |
dc.date.available | 2022-02-08T13:13:54Z | - |
dc.date.issued | 2011 | - |
dc.identifier.uri | http://repository.futminna.edu.ng:8080/jspui/handle/123456789/14318 | - |
dc.description.abstract | Platform Programmable Digital Signal Processors (PDSPs), Advanced System Integrated Circuit (ASICs) have become key components for implementing high-performance Digital Signal Processing (DSP) systems, especially in digital communications, image and video processing applications. But more difficulties are still in existence when using these conventional processors. This research work shows how one parallel technology Field Programmable Gate Array (FPGA) can be applied to digital signal processing problem to increase computational speed. The best algorithm for solving Digital Signal Processing Applications; Fast Fourier Transform (FFT) algorithm has shown significant speed improvement when implemented on a FPGA. The design methodology, the design tools for implementing DSP functions in FPGAs is discussed e.g. System Generator from Xilinx (Impulse Codeveloper), Impulse C programming model etc. FPGA design in compares with other technology e.g. Programmable Digital Signal Processors (PDSPs), Advanced System Integrated Circuit (ASICs) is envisaged. In this research work FPGA typically exploits parallelism because FPGA is a parallel device. With the use of simulation tool, Impulse Codeveloper (Impulse C), of FPGA platform on FFT algorithm, graphical tools that provide initial estimates of algorithm throughput such as loop latencies and pipeline effective rates are generated. Using such tools, you can interactively change optimization options or iteratively modify and recompile C code to obtain higher performance. Also both hardware and software elements of the complete application is described. | en_US |
dc.language.iso | en | en_US |
dc.publisher | Journal of Research in National Development (JORIND), www.transcampus.org/journal, www.ajol.info/journals/jorind. | en_US |
dc.relation.ispartofseries | Volume 9 No 1a, 37-46.; | - |
dc.subject | Field Programmable Gate Array | en_US |
dc.subject | Digital Signal Processing | en_US |
dc.subject | Fast Fourier Transform | en_US |
dc.title | Application of Field Programmable Gate Array (FPGA) To Digital Signal Processing(DSP). | en_US |
dc.type | Article | en_US |
Appears in Collections: | Computer Science |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
Abstract.pdf | 79.69 kB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.